pld research and development
可 approve逻辑 logic器件 device; parts of an apparatu ...的 4次方是 The fourth power of 2 i ...开发 develop; open up; exploit; d ...电可编程逻辑器件 electrically programmable logic device可编程逻辑器件 programmable logic device pld复杂可编程逻辑器件 complex programmable logic device (cpld); complex programmable logic devices; complex programmable logic device,cpld; cpld高密度可编程逻辑器件 hdpld high density programmable logic device; hpld high density programmable logic device; hpld high density programmable logic device可拭除式可编程逻辑器件 erasable programmable logic device (epld)熔丝式可编程逻辑器件 device fuse programmable logic; fuse-programmable logic device现场可编程逻辑器件 fpld可擦编程逻辑器件 erasable programmable logic device可编程序逻辑器件 programmable logic device可编程逻辑 programmable logic系统内编程逻辑器件 in-system programmable logic device多阵列可编程逻辑 multiple array programmable logic可编程逻辑电路 pld可编程逻辑控制器 controller, programmable logic (plc); plc programmable logic controller; plc:programmable logic controllers; programmable logic controller plc; programmable logic controller(plc)可编程逻辑类型 programmable logic type可编程逻辑系统 programmable logic system可编程逻辑阵列 array programmable logic; array, programmable logic (pla); fpga; fpla; pla programmable logic array; programmable logic array (pla)独立可测可编程逻辑阵列 autonomously testable programmable logic array多重阵列可编程逻辑 logic multiple array programmable; logic, multiple array programmable (mapl)复杂可编程逻辑装置 cpld complex programmable logic device
"查查词典"手机版
千万人都在用的超大词汇词典翻译APP
When developing cpld / fpga , we utilize verilog , one of most popular hardware describe language , and top - down design method with the help of eda tools , such as verilog xl of cadence corp . and xilinx ' s ise4 其中又对可编程逻辑器件的开发 ,对利用硬件描述语言verilog编程和fop - down的设计方法,及eda软件的辅助设计做了专门的介绍。
Last modified time:Mon, 11 Aug 2025 00:29:56 GMT